|
|
|
|
We work closely with you to understand your input and output requirements and tailor our work accordingly. Need to minimize propagation delays in a custom circuit? We can provide the optimal layout and verify our work. All of our engineers are skilled in the use of MyChip, Ledit, and Cadence tools. For DRC and LVS verification, our team uses Do you need more than verification? We can also write the layout verification rules to meet any of your process design rules. We are set up to receive and send database in GDS2 format.
|
|
Phone: + (52) 449 917 2024 email: pidesign@pidesignsonsilicon.com Send mail to
webmaster@timeeng.com with
questions or comments about this web site.
|